Design & Reuse
67 IP
51
2.0
ASIP-2
The FFT/IFFT/DCT engine is an application specific instruction set processor (ASIP) optimized for the implementation of Fourier and cosine transforms,...
52
2.0
Symmetrical FIR Filter
FIR filter designed for high sample rate applications with symmetrical coefficients and an even or odd number of taps. Features configurable coefficie...
53
1.0
Maximum normalised correlation core
The eSi-MNC core provides the control and data plane interfaces to a Maximum Normalised Correlation module. The signal processing in the core consist...
54
1.0
ADS-B 978 MHz (UAT) Receiver
ADS-B (UAT) receiver offers a comprehensive solution for the reception of ADS-B Flight, Traffic and Weather information. Compatible with all FPGA and ...
55
1.0
Digital Signal Processor IP
ZSPNano is the perfect choice for Always ON applications involving sound detection, voice quality enhancement and command recognition. It is a tiny, e...
56
1.0
Digital Signal Processor IP
ZSPNano+ is a small, energy efficient, Digital Signal Processor Core for high performance Voice/Audio/Wireless applications. The compiler friendly arc...
57
1.0
Digital Signal Processor IP
VeriSilicon's programmable ZSP Digital Signal Processor IP is a series of processor cores optimized for signal processing computation and data streami...
58
1.0
Digital Signal Processor IP
VeriSilicon's programmable ZSP Digital Signal Processor IP is a series of processor cores optimized for signal processing computation and data streami...
59
1.0
Digital Signal Processor IP
VeriSilicon's programmable ZSP Digital Signal Processor IP is a series of processor cores optimized for signal processing computation and data streami...
60
1.0
RLS Adaptive Filter
The eSi-QRD-LSL is a QR-Decomposition Least Squares Lattice (QRD-LSL) core is a high throughput IP core that finds application in challenging adaptive...
61
1.0
Precision Tone Decoder
Detects the presence of a single tone at a specified centre frequency. Features 16-bit data samples, programmable tone frequency, adjustable detectio...
62
0.0
N-Point FFT/IFFT
The Fast Fourier Transform (FFT) is an efficient algorithm for computing the Discrete Fourier Transform (DFT). This Intellectual Property core was des...
63
0.0
128-Point FFT/IFFT
The FFT4T core implements a 128 point complex FFT and IFFT over 12 data streams in hardware. It runs at the clock frequency four times higher than the...
64
0.0
Digital filter with input sampling rate 2.56 MHz
The block consists of 4 low pass filters connected in serially. Decimation takes place during a filtration process after each stage. The total decima...
65
0.0
GUNZIP/ZLIB/Inflate Data Decompression Core
ZipAccel-C is a custom hardware implementation of a lossless data compression engine that complies with the Deflate, GZIP, and ZLIB compression standa...
66
0.0
LZ4/Snappy Data Decompressor
LZ4SNP-D is a custom hardware implementation of a lossless data decompression engine for the LZ4 and Snappy compression algorithms. The core receives ...
67
0.0
GZIP/ZLIB/Deflate Data Compression Core
ZipAccel-D is a custom hardware implementation of a lossless data decompression engine that complies with the Inflate/Deflate, GZIP/GUNZIP, and ZLIB c...