Design & Reuse
arrow AI Processor (8)
arrow Audio Processor (1)
arrow Building Blocks (69)
arrow Coprocessor (32)
arrow CPU (23)
arrow DSP Core (18)
arrow IoT Processor (4)
arrow Microcontroller (44)
arrow Processor Cores (47)
arrow Security Processor (3)
69 IP
51
1.0
Digital Signal Processing IP
ZSPNano+ is a small, energy efficient, Digital Signal Processor Core for high performance Voice/Audio/Wireless applications. The compiler friendly a...
52
1.0
Digital Signal Processing IP
VeriSilicon's programmable ZSP Digital Signal Processor IP is a series of processor cores optimized for signal processing computation and data streami...
53
1.0
Digital Signal Processing IP
VeriSilicon's programmable ZSP Digital Signal Processor IP is a series of processor cores optimized for signal processing computation and data streami...
54
1.0
Digital Signal Processing IP
VeriSilicon's programmable ZSP Digital Signal Processor IP is a series of processor cores optimized for signal processing computation and data streami...
55
1.0
RLS Adaptive Filter
The eSi-QRD-LSL is a QR-Decomposition Least Squares Lattice (QRD-LSL) core is a high throughput IP core that finds application in challenging adaptive...
56
1.0
Precision Tone Decoder
Detects the presence of a single tone at a specified centre frequency. Features 16-bit data samples, programmable tone frequency, adjustable detectio...
57
1.0
ASIP-1
The programmable filter engine (PFE) is a configurable and expandable IP that implements FIR, decimation, interpolation and IIR filtering functions. T...
58
1.0
ASIP-2
The FFT/IFFT/DCT engine is an application specific instruction set processor (ASIP) optimized for the implementation of Fourier and cosine transforms,...
59
0.0
N-Point FFT/IFFT
The Fast Fourier Transform (FFT) is an efficient algorithm for computing the Discrete Fourier Transform (DFT). This Intellectual Property core was des...
60
0.0
128-Point FFT/IFFT
The FFT4T core implements a 128 point complex FFT and IFFT over 12 data streams in hardware. It runs at the clock frequency four times higher than the...
61
0.0
Hardware NLM (Non-Local-Mean) Video Noise Reduction IP core
NLM (Non Local Mean) is a noise reduction algorithm wherein the value of each pixel is determined a rectangle of pixels around that pixel (a “center p...
62
0.0
Wideband Digital Down Converter (Digital DDC)
The IPrium-Wideband-DDC IP core is full-featured wideband digital downconverter and includes complex digital mixer and digital decimation filter with ...
63
0.0
Digital filter with input sampling rate 2.56 MHz
The block consists of 4 low pass filters connected in serially. Decimation takes place during a filtration process after each stage. The total decim...
64
0.0
Power and Ground BondPads that include CC-100IP Digital and Switching Circuit Power Reduction Technology, Featuring 20% to 40% Total Dynamic Power Reduction
All electronic systems that use CMOS digital circuits generate EM noise and currents (overlap current) as an undesired byproduct of their function. T...
65
0.0
Multi Channel FIR Filter
Finite Impulse Response (FIR) filters are important building blocks in signal processing. beam processing, diffraction compensation, equalisation and...
66
0.0
GUNZIP / ZLIB / Inflate Data Decompression Core
ZipAccel-C is a custom hardware implementation of a lossless data compression engine that complies with the Deflate, GZIP, and ZLIB compression standa...
67
0.0
LZ4 / Snappy Data Compression
LZ4SNP-C is a custom hardware implementation of a lossless data compression engine that complies with the LZ4 and Snappy compression standards. The co...
68
0.0
LZ4 / Snappy Data Decompression
LZ4SNP-D is a custom hardware implementation of a lossless data decompression engine for the LZ4 and Snappy compression algorithms. The core receives ...
69
0.0
GZIP / ZLIB / Deflate Data Compression Core
ZipAccel-D is a custom hardware implementation of a lossless data decompression engine that complies with the Inflate/Deflate, GZIP/GUNZIP, and ZLIB c...